post code master - the site for BIOS, POST & BEEP code information

Home | Products | View Cart | Contact Us

Intel STL2 Server Motherboard BIOS Post Codes

  • 02 - Verify Real Mode
  • 04 - Get Processor type
  • 06 - Initialize system hardware
  • 08 - Initialize chipset registers with initial POST values
  • 09 - Set in POST flag
  • 0A - Initialize Processor registers
  • 0B - Enable Processor cache
  • 0C - Initialize caches to initial POST values
  • 0E - Initialize I/O
  • 0F - Initialize the local bus IDE
  • 10 - Initialize Power Management
  • 11 - Load alternate registers with initial POST values
  • 12 - Restore Processor control word during warm boot
  • 14 - Initialize keyboard controller
  • 16 - BIOS ROM checksum
  • 18 - 8254 timer initialization
  • 1A - 8237 DMA controller initialization
  • 1C - Reset Programmable Interrupt Controller
  • 20 - Test DRAM refresh
  • 22 - Test 8742 Keyboard Controller
  • 24 - Set ES segment register to 4 GB
  • 28 - Autosize DRAM, system BIOS stops execution here if the BIOS does not detect any usable memory DIMMs
  • 2A - Clear 8 MB base RAM
  • 2C - Base RAM failure, BIOS stops execution here if entire memory is bad
  • 32 - Test Processor bus-clock frequency
  • 34 - Test CMOS
  • 35 - RAM Initialize alternate chipset registers
  • 36 - Warm start shut down
  • 37 - Reinitialize the chipset
  • 38 - Shadow system BIOS ROM
  • 39 - Reinitialize the cache
  • 3A - Autosize cache
  • 3C - Configure advanced chipset registers
  • 3D - Load alternate registers with CMOS values
  • 40 - Set Initial Processor speed new
  • 42 - Initialize interrupt vectors
  • 44 - Initialize BIOS interrupts
  • 46 - Check ROM copyright notice
  • 47 - Initialize manager for PCI Option ROMs
  • 48 - Check video configuration against CMOS
  • 49 - Initialize PCI bus and devices
  • 4A - Initialize all video adapters in system
  • 4B - Display QuietBoot screen
  • 4C - Shadow video BIOS ROM
  • 4E - Display copyright notice
  • 50 - Display Processor type and speed
  • 52 - Test keyboard
  • 54 - Set key click if enabled
  • 55 - USB initialization
  • 56 - Enable keyboard
  • 58 - Test for unexpected interrupts
  • 5A - Display prompt 'Press F2 to enter SETUP'
  • 5C - Test RAM between 512 and 640 k
  • 60 - Test extended memory
  • 62 - Test extended memory address lines
  • 64 - Jump to UserPatch1
  • 66 - Configure advanced cache registers
  • 68 - Enable external and processor caches
  • 6A - Display external cache size
  • 6B - Load custom defaults if required
  • 6C - Display shadow message
  • 6E - Display non-disposable segments
  • 70 - Display error messages
  • 72 - Check for configuration errors
  • 74 - Test real-time clock
  • 76 - Check for keyboard errors
  • 7A - Test for key lock on
  • 7C - Set up hardware interrupt vectors
  • 7D - Intelligent system monitoring
  • 7E - Test coprocessor if present
  • 82 - Detect and install external RS232 ports
  • 85 - Initialize PC-compatible PnP ISA devices
  • 86 - Re-initialize on board I/O ports
  • 88 - Initialize BIOS Data Area
  • 8A - Initialize Extended BIOS Data Area
  • 8C - Initialize floppy controller
  • 90 - Initialize hard disk controller
  • 91 - Initialize local bus hard disk controller
  • 92 - Jump to UserPatch2
  • 93 - Build MPTABLE for multi-processor boards
  • 94 - Disable A20 address line
  • 95 - Install CD-ROM for boot
  • 96 - Clear huge ES segment register
  • 98 - Search for option ROMs. One long, two short beeps on checksum failure
  • 9A - Shadow option ROMs
  • 9C - Set up Power Management
  • 9E - Enable hardware interrupts
  • A0 - Set time of day
  • A2 - Check key lock
  • A4 - Initialize typematic rate
  • A8 - Erase F2 prompt
  • AA - Scan for F2 key stroke
  • AC - Enter SETUP
  • AE - Clear in-POST flag
  • B0 - Check for errors
  • B2 - POST done - prepare to boot Operating System
  • B4 - One short beep before boot
  • B5 - Display MultiBoot menu
  • B6 - Check password, password is checked before option ROM scan
  • B7 - ACPI initialization
  • B8 - Clear global descriptor table
  • BC - Clear parity checkers
  • BE - Clear screen (optional)
  • BF - Check virus and backup reminders
  • C0 - Try to boot with INT 19
  • C8 - Forced shutdown
  • C9 - Flash recovery
  • DO - Interrupt handler error
  • D2 - Unknown interrupt error
  • D4 - Pending interrupt error
  • D6 - Initialize option ROM error
  • D8 - Shutdown error
  • DA - Extended Block Move
  • DC - Shutdown 10 error
  • E0 - Initialize chip set
  • E1 - Initialize bridge
  • E2 - Initialize processor
  • E3 - Initialize timer
  • E4 - Initialize system I/O
  • E5 - Check forced recovery boot
  • E6 - Validate checksum
  • E7 - Go to BIOS
  • E8 - Initialize processors
  • E9 - Set 4 GB segment limits
  • EA - Perform platform initialization
  • EB - Initialize PIC and DMA
  • EC - Initialize memory type
  • ED - Initialize memory size
  • EE - Shadow boot block
  • EF - Test system memory
  • F0 - Initialize interrupt services
  • F1 - Initialize real time clock
  • F2 - Initialize video
  • F3 - Initialize beeper
  • F4 - Initialize boot
  • F5 - Restore segment limits to 64 KB
  • F6 - Boot mini DOS
  • F7 - Boot full DOS
Home | Products | Contact Us | View Cart | © 2012 Microsystems Development Tech. Inc.