post code master - the site for BIOS, POST & BEEP code information

Home | Products | View Cart | Contact Us

Cubix BC Series BIOS Post Codes

  • 00 - The system configuration has been displayed. Passing control to INT 19h Bootstrap Loader next.
  • 01 - Processor register test about to start. NMIs are disabled next.
  • 02 - NMIs are disabled. The Opower onO delay is starting.
  • 03 - Power on delay has been completed. Intializations required before the keyboard BAT is done are now in progress.
  • 04 - The initializations required before the keyboard BAT are completed. Reading the keyboard SYS bit to check for soft reset or power-on next.
  • 05 - The soft reset or power-on setting has been determined. Next, enabling the ROM and disabling shadow RAM and Cache Memory, if any.
  • 06 - ROM is enabled. Calculating the ROM BIOS checksum and waiting for the keyboard controller input buffer to be free.
  • 07 - The ROM BIOS checksum test passed and the keyboard controller input buffer is free. Issuing a BAT command to the keyboard controller next.
  • 08 - A BAT command has been issued to the keyboard controller. Verifying the BAT command next.
  • 09 - The keyboard controller BAT result was verified. A keyboard controller command byte is to be written next.
  • 0A - A keyboard controller command byte code has been issued. Writing the command byte data next.
  • 0B - The keyboard controller command byte has been written. Issuing the Pin 23, 24 blocking and unblocking command next.
  • 0C - Pin 23,24 of the keyboard controller has been blocked and unblocked. The keyboard controller NOP command is issued next.
  • 0D - The keyboard controller NOP command processing is done. The CMOS RAM shutdown register test is performed next.
  • 0E - The CMOS RAM shutdown register Read/Write test passed. Calculating the CMOS RAM checksum and updating the DIAG byte next.
  • 0F - The CMOS RAM checksum calculation is done and the DIAG byte is written. CMOS RAM initialization begins next if CMOS RAM is to be initialized during every boot.
  • 10 - CMOS RAM initialization (if any) is done. Next, the CMOS RAM status register is initialized for Date and Time.
  • 11 - The CMOS RAM status register has been initialized. Disabling the DMA and interrupt controllers next.
  • 12 - DMA controllers 1 and 2 and interrupt controllers 1 and 2 are disabled. Disabling the video display and initializing port B next.
  • 13 - The video display is disabled and port B is initialized. Chipset initialization and auto memory detection are about to begin.
  • 14 - Chipset initialization and auto memory detection are done. The 8254 Channel 2 timer test is about to start.
  • 15 - The 8254 Channel 2 timer test is half-completed. The entire 8254 Channel 2 timer test is completed next.
  • 16 - The entire 8254 Channel 2 timer test is done. The 8254 Channel timer test is done next.
  • 17 - The 8254 Channel 1 timer test is done. The 8254 Channel 0 timer test is completed next.
  • 18 - The 8254 Channel 0 timer test is done. About to start memory refresh.
  • 19 - Memory refresh has been started. The memory refresh test is performed next.
  • 1A - The memory refresh line is toggling. Checking the 15 second ON/OFF time next.
  • 1B - The memory refresh test has been completed. The base 64 KB memory test is about to start.
  • 20 - The base 64 KB memory test has been started. The address line test is to be done next.
  • 21 - The address line test passed. Toggling parity next.
  • 22 - The parity toggle has been completed. Performing a sequential data read/write test next.
  • 23 - The base 64 KB sequential data read/write test passed. Performing any necessary system initialization before interrupt vector initialization.
  • 24 - The system configuration required before vector initialization has been completed. Interrupt vector initialization is about to begin.
  • 25 - Interrupt vector initialization is done. Reading the input port of the 8042 for the turbo switch setting (if any).
  • 26 - The input port of the 8042 has been read. Initializing global data for the turbo switch.
  • 27 - Global data initialization is done. Initialization after the interrupt vector initialization will be done next.
  • 28 - Initialization after interrupt vector initialization is completed. Setting monochrome mode next.
  • 29 - Monochrome mode is set. Setting color mode next.
  • 2A - Color mode is set. Toggling parity before the optional Video ROM test next.
  • 2B - Parity toggle completed. About to do any system initialization required before the video ROM check.
  • 2C - Initialization before video ROM control is done. Looking for video ROM next. Control passed to video ROM next.
  • 2D - The video ROM check is done. Next, do processing after the video ROM returns control.
  • 2E - Finished processing after the video ROM had control. If an EGA or VGA adapter is not found, the display memory read/write test is next.
  • 2F - No EGA or VGA adapter has been found. The display memory read/write test is about to begin.
  • 30 - The display memory read/write test passed. About to look for retrace check.
  • 31 - The display memory read/write test or retrace check failed. About to perform the alternate display memory read/write test.
  • 32 - The alternate display memory read/write test passed. About to look for alternate display retrace checking.
  • 33 - The video display check is completed. Verification of the display type with switch setting and the actual adapter card is next.
  • 34 - Verification of the display adapter is done. The display mode is set next.
  • 35 - The display mode has been set. The BIOS ROM data area is about to be checked.
  • 36 - The BIOS ROM data area check is completed. Setting the cursor for the Power-On message next.
  • 37 - Cursor setting for the Power-On message is done. Displaying the Power-On message next.
  • 38 - The Power-On message has been displayed. Reading the new cursor position next.
  • 39 - The new cursor position has been read and saved. Displaying the BIOS Identification String next.
  • 3A - The BIOS Identification String has been displayed. Displaying the Hit <DEL>... message next.
  • 3B - The Hit <DEL>... message has been displayed. The virtual mode memory test is about to start.
  • 40 - Preparing the virtual mode test. Verify from display memory next.
  • 41 - Returned to POST after verifying from display memory. Preparing the descriptor tables next.
  • 42 - The descriptor tables have been prepared. Entering virtual mode for the memory test next.
  • 43 - Entered virtual mode. Enabling interrupts for diagnostics mode next.
  • 44 - Interrupts are enabled if the diagnostics switch is on. Initializing data to check the memory wraparound at 0:0h next.
  • 45 - Data has been initialized for the memory wraparound check. Checking for memory wraparound at 0:0h and finding the total system memory size next.
  • 46 - The memory wraparound test has been done. The memory size calculation has been done. About to write memory test patterns.
  • 47 - The memory test patterns were written to extended memory. Writing patterns in conventional memory (first 640 KB) next.
  • 48 - The patterns to be tested were written to conventional memory. Finding the amount of memory below 1 MB next.
  • 49 - The amount of memory below 1 MB was found and verified. Finding the amount of memory above 1 MB next.
  • 4A - The amount of memory above 1 MB was found and verified. Performing the BIOS ROM data area check test next.
  • 4B - The BIOS ROM data area check is done. Checking the Del key status and clearing the memory below 1 MB for a soft reset next.
  • 4C - The memory below 1 MB has been cleared via a soft reset. Clearing the memory above 1 MB next.
  • 4D - The memory above 1 MB has been cleared via a soft reset. Clearing the memory size next.
  • 4E - The memory test has started. No soft reset was performed. About to display the first 64 KB memory test.
  • 4F - The memory size display has started. This display is updated during the memory test. Running the sequential and random memory test.
  • 50 - The test of memory below 1 MB completed. Adjusting the memory size for relocation and shadowing next.
  • 51 - The memory size has been adjusted for memory relocation above 1 MB and shadowing options. The test of memory above 1 MB is next.
  • 52 - The test of memory above 1 MB has completed. Preparing for real mode next.
  • 53 - The CPU registers have been saved, including the memory size. Entering real mode next.
  • 54 - Shutdown was successful and the CPU is in real mode. Restoring the registers saved during preparation for shutdown next.
  • 55 - The registers have been restored. Disabling the Gate A20 address line next.
  • 56 - The Gate A20 address line was disabled successfully. Checking the BIOS ROM data area next.
  • 57 - The BIOS ROM data area check is partially completed. Completing the BIOS ROM data area check next.
  • 58 - The BIOS ROM data area check has completed. Clearing the OHit DelO message next.
  • 59 - The Hit <DEL> message has been cleared. About to start the DMA and interrupt controller tests.
  • 60 - The DMA page register test passed. About to verify from display memory.
  • 61 - The display memory verification test is done. About to perform the DMA Controller 1 base register test.
  • 62 - The DMA Controller 1 base register test passed. Performing the DMA Controller 2 base register test next.
  • 63 - The DMA Controller 2 base register test passed. Performing the BIOS ROM data area check next.
  • 64 - The BIOS ROM data area check is partially done. The BIOS ROM data area check is completed next.
  • 65 - The BIOS ROM data area check is done. Programming the DMA Controllers 1 and 2 next.
  • 66 - DMA Controller 1 and 2 programming was completed. Initializing the 8259 interrupt controller next.
  • 67 - The 8259 initialization is done. Starting the keyboard test next.
  • 80 - The keyboard test has started. Issuing the keyboard reset command next and clearing the output buffer.
  • 81 - The keyboard reset command completed successfully. Next, checking the stuck keys and issuing the interface test command if there was an error.
  • 82 - The keyboard controller interface test is done. About to write a command byte and initialize the circular buffer.
  • 83 - The command byte has been written and the global data initialization is done. About to check for locked keys.
  • 84 - Lock key checking is done. About to check for a memory size mismatch with CMOS RAM data.
  • 85 - The memory size check has been completed. About to display a soft error and check for password or bypass Setup.
  • 86 - The password has been checked. About to do programming before Setup.
  • 87 - The programming before Setup has been completed. Calling the BIOS Setup program next.
  • 88 - Returned from the BIOS Setup program and cleared the screen. Programming after Setup.
  • 89 - The programming after Setup is completed. Displaying the Power-On screen message next.
  • 8A - The first screen message has been displayed. About to display the OWait...O message.
  • 8B - The OWait...O message has been displayed. About to perform system and video BIOS shadowing.
  • 8C - System and video BIOS shadowing was successful. About to perform Setup options programming after Standard CMOS Setup.
  • 8D - The Setup options are programmed. The mouse check and initialization is done next.
  • 8E - The mouse check and initialization is done. Checking the floppy disk next.
  • 8F - The floppy disk check indicated that the floppy drive needs to be initialized. Floppy drive configuration is next.
  • 90 - Floppy drive configuration has completed. Hard disk configuration is next.
  • 91 - The hard disk presence test has completed. Hard disk configuration is next.
  • 92 - Hard disk configuration has completed. Checking the BIOS ROM data area next.
  • 93 - The BIOS ROM data area check was partially completed. The entire BIOS ROM data area check is completed next.
  • 94 - The BIOS ROM data area check has fully completed. Setting the base and extended memory sizes next.
  • 95 - The memory size has been adjusted because of mouse support and hard disk type 47. Verifying from display memory next.
  • 96 - Returned after verifying from display memory. Initializing before C8000h adapter ROM control next.
  • 97 - Any initialization that had to be done before control is passed to the adapter ROM at C8000h option has been completed. The adapter ROM check and control test is next. Relinquishing control to adapter ROM at C8000h.
  • 98 - The adapter ROM control test has been done. About to do required processing after the adapter ROM returns control.
  • 99 - Any initialization for the option ROM test was done. Configuring the timer data area and the parallel printer base address next.
  • 9A - Set the timer data area and the parallel printer base address. Setting the RS-232 base address next.
  • 9B - Set the RS-232 base address. Initializing before the coprocessor test next.
  • 9C - The required initialization before the coprocessor test has been done. Initializing the coprocessor next.
  • 9D - The coprocessor has been initialized. Performing any initialization after the coprocessor test next.
  • 9E - Initialization after the coprocessor test is completed. Checking the Extended Keyboard, Keyboard ID and Num Lock keyboard settings next.
  • 9F - The Extended Keyboard flags have been checked, the Keyboard ID flag set, and Num Lock is set On or Off as specified. The Keyboard ID command is issued next.
  • A0 - The Keyboard ID command has been issued. The Keyboard ID flag reset is next.
  • A1 - The Keyboard ID flag reset has been done. The cache memory tests follow.
  • A2 - The cache memory test has been done. Displaying any soft errors next.
  • A3 - Soft error display is complete. Setting the keyboard typematic rate next.
  • A4 - The keyboard typematic rate is set. Programming the memory wait states next.
  • A5 - Memory wait states programming is done. The screen is cleared next.
  • A6 - The screen has been cleared. Enabling parity and NMIs next.
  • A7 - NMIs and parity have been enabled. Performing any initialization required before passing control to the adapter ROM at E0000h next.
  • A8 - Initialization before E0000h adapter ROM control has been done. The E000h adapter ROM gets control next.
  • A9 - Returned from E0000h adapter ROM control. Performing any initialization required after E0000h adapter ROM control next.
  • AA - Initialization after E0000h adapter ROM control has been done. Displaying the system configuration next.
  • C2 - NMI is disabled. Power on delay is starting.
  • C5 - Power on delay is completed. Disabling cache if any.
  • C6 - Calculating the ROM BIOS checksum.
  • C7 - ROM BIOS checksum passed. CMOS shutdown register test is to be performed next.
  • C8 - CMOS shutdown register test is complete. The CMOS checksum calculation to be done next.
  • CA - CMOS checksum calculation is done, CMOS DIAG byte is written. Next, the CMOS status register is initialized for Date and Time.
  • CB - CMOS initialization is complete. Any initialization required before the keyboard BAT is performed next.
  • CD - A BAT command to the keyboard controller is to be issued.
  • CE - The keyboard BAT result was verified. Any initialization required after the keyboard controller BAT is performed next.
  • CF - Initialization after the keyboard controller BAT is complete. A keyboard controller command byte code is to be written next.
  • D0 - The system configuration is displayed.
  • D1 - The keyboard controller command byte has been written. To check the INS key when pressed during power on.
  • D2 - Check of INS key when pressed during power on was done. To disable DMA and Interrupt controllers.
  • D3 - DMA controller #1 and #2 disabled. Interrupt controller #1 and #2 disabled. Chipset initialization and auto memory detection about to begin.
  • D4 - Chipset initialization and auto memory detection are done. To decompress the RUNTIME code.
  • D5 - The RUNTIME code is decompressed.
  • DD - Transferring control to decompressed code in shadow RAM at F000:FFF0.
Home | Products | Contact Us | View Cart | © 2012 Microsystems Development Tech. Inc.